Difference between revisions of "Reference Designs"
Jump to navigation
Jump to search
| Line 1: | Line 1: | ||
__NUMBEREDHEADINGS__ | __NUMBEREDHEADINGS__ | ||
| − | + | __FORCETOC__ | |
| + | = PLL (Phase-locked Loops) based Design = | ||
| − | + | == SiRad Easy == | |
| + | == SiRad Simple == | ||
| − | + | === Drivers Library / own Firmware === | |
| + | |||
| + | = Design without PLL = | ||
Revision as of 13:26, 6 September 2019
